Abstract: This paper presents the design and measured performance of a wideband amplifier for a direct conversion satellite tuner. It is composed of a wideband low noise amplifier (LNA) and a two-stage RF variable gain amplifier (VGA) with linear gain in dB and temperature compensation schemes. To meet the system linearity requirement, an improved distortion compensation technique and a bypass mode are applied on the LNA to deal with the large input signal. Wideband matching is achieved by resistive feedback and an off-chip LC-ladder matching network. A large gain control range (over 80 dB) is achieved by the VGA with process voltage and temperature compensation and dB linearization. In total, the amplifier consumes up to 26 mA current from a 3.3 V power supply. It is fabricated in a 0.35-m SiGe BiCMOS technology and occupies a silicon area of 0.25 mm 2 .
Introduction
With the ever-increasing demands of the digital multimedia applications market in recent years, more and more interest is focused on digital TV, which may eventually take the place of its analog counterpart in the future. A satellite network, along with cable networks and terrestrial networks, is considered as one of the most effective ways to deliver digital TV programs. The available digital satellite television standards include European standard DVB-S/S2, North American ATSC and Japanese ISDB-S. Recently, China developed its own satellite standard, ABS-S. Among all these standards, DVB-S/S2 is the most popular in the world. In the DVB-S/S2 downlink, the low noise block (LNB) down-converter translates RF satellite signals from the C, Ku or Ka band down to the L-band (950-2150 MHz). This signal is then sent to a satellite TV set-top box through a coaxial cable, where a tuner performs the final down conversion to baseband signal.
In contrast to the narrow-band wireless receiver, a satellite tuner must receive RF carriers spanning from 950 to 2150 MHz. This presents new challenges for LNA input matching. Also, in the bandwidth over 1 GHz, multiple channels at similar power levels require LNAs with high linearity in order to avoid in-band inter-modulation. In addition, there are many blockers, such as GSM, PCS, and DECT, existing in the signal band. This brings more stringent linearity requirements. Due to the gain variation of up-to-date LNBs, cable losses and weather conditions, a large dynamic range is required, which is realized by an RF VGA with sufficient controllable gain.
Considering the above requirements, the amplifier for a satellite tuner should achieve features of wideband input matching (S 11 < -10 dB), large gain control range (> 80 dB) and high linearity (tolerance with strong interference). Of course, low NF (< 5 dB) is also required as it is the first stage of the receiver.
Overview of the amplifier
The amplifier, as shown in Fig. 1 , consists of a wideband LNA and a two-stage VGA followed by a buffer. It supports a power-down mode through software configuration. For multituner usage, such as watch and record or the picture-in-picture function, the LNA has a loop through output. It has separate control bits and can operate with the remainder of the device in power-down mode.
There are many possible solutions for wideband LNAs, such as distributed amplifiers and inductively degenerated LNAs with an LC lumped matching network. However, when considering power consumption and chip area, resistive feedback amplifiers are more suitable due to their good wideband matching characteristics and compact physical realization.
The variable gain amplifier has two stages to meet the requirement of a large dynamic range. A current steering type VGA is chosen for its excellent linear gain in dB characteristic over a wide gain control range.
In order to be compatible with most demodulators, the VGA gain is designed such that it is inversely proportional to the gain control voltage. The gain control voltage is buffered by a rail-to-rail operation amplifier first, and then it is converted to a differential voltage and processed by a PVT compensation circuit and a dB linearization circuit to achieve simple and accurate RSSI estimation. The differential control voltage is finally scaled to fit each stage of the VGA.
Circuit description

Wideband LNA
A simplified schematic of the proposed LNA is depicted in Fig. 2 . A cascode topology is utilized to improve frequency response and reverse isolation. Emitter follower Q5 is used as a buffer for loop through output and measurement purposes. The transistor pairs Q1-Q4 and the resistors R 0 , R, R d1 and R d2 compose a stacked current mirror to make the bias current of Q1 stable. It is noted that the noise figure improves quadratically with the transistor unity gain frequency f T OE1 . Thus transistor Q1 should be biased to its peak f T . In fact, the transistor is biased at 80% f T because it is not recommended to operate the transistor at the peak current density, which can markedly degrade performance due to process variations. The amplifier uses resistive load and shunt feedback to provide broadband operation. Capacitor C f is added to allow for independent biasing of the base and collector. It is large enough to be a short circuit over the frequency of interest OE2 . The bond wire inductor L DB is used to boost the gain at high frequencies and equalize the power gain of the LNA to a constant value. It extends the bandwidth without bulky on-chip inductors.
To enhance the linearity of the LNA, an improved distortion compensation technique is applied. As the equivalent base-emitter DC resistance of Q2 decreases as the input RF power increases, the collector current of the transistor Q1 increases as the RF signal increases, as shown in Fig. 3(a) . It compensates the gain compression and linearity is improved OE3 . The simulation results in Fig. 3 plot the current compensation and power gain versus bias resistors R. The simulation shows that small R will result in over compensation, which makes the power gain peak at large input. Thus a moderate R of 1 k is chosen in the design. To handle the very large input signal and release the linearity requirement of the following stages, bypass mode is activated when the amplifier gain control signal indicates that large attenuation is required. A hysteretic comparator keeps the LNA stable when it switches between these two modes. With these methods, a simulated 1 dB compression point of the LNA loop through is improved by nearly 6 dBm. The measured result is -11.7 dBm at a gain of 10.24 dB, as shown in Fig. 3(b) and C2 dBm at gain of 0 dB.
Due to non-ideal factors, such as the parasitic capacitance of the pad, self and mutual inductance of the wire bond etc., the input impedance of the chip will deviate from the designed value after assembly. A bandpass ladder filter is used as the input matching network OE1 . These capacitors and inductors are used off the chip for two reasons: they can compensate the nonideal factors of the package and they save a lot of chip area thus cutting down costs. In the satellite TV receiver system, the power supply of the LNB is provided by the same cable as the one through which the tuner receives the RF signal. The series capacitor C s is also used as a DC blocker to keep the internal circuit from breakdown by high LNB voltage (usually DC 13 V or 18 V). Since the LNB power supply line is in parallel with the tuner, the RF signal will be lost if the LNB power supply has low impedance. To minimize the impact, impedance seen from the RF input to LNB power supply should be designed as large as possible. As we all know, 1 4 transmission line with another terminal grounded has infinite impedance, so the LNB power supply trace is designed as a transmission line with a grounded capacitor. Considering that the bandwidth is over 1 GHz, three capacitors are used to form three caves, as shown in Fig. 7(b) . The nearest capacitor, C 1 , intends to ground at the highest frequency while leaving the low frequency signal untouched. Unfortunately, the high frequency and low frequency are not well separated, C 1 will affect the low frequency signal. Thus careful simulation and adjustment is needed. 
RF VGA
The gain of the current steering type VGA can be expressed by Eq. (1), where g m is the transconductance of the differential pair and V bc is the control voltage shown in Fig. 5 .
Equation (1) shows that the gain of the VGA is highly temperature dependent and the characteristic is fairly linear-in-dB at high attenuations, but poor at high gains. When the maximum gain is expected, a compensation and linearization circuit is required. Since g m D I c /V T in bipolar transistors, a PTAT current source is used to obtain a temperature independent g m . In order to get linear gain in a dB characteristic, the control voltage should be compensated.
The gain control voltage is first buffered by a rail-to-rail operation amplifier (Op-Amp). The Op-Amp has a constant g m input stage formed by an electronic Zener diode and a class-AB output stage. Figure 4 illustrates the PVT compensation and dB linearization circuit, where I 1 is a PTAT type current and I 2 is a constant current. Neglecting the base current of Q3, the voltage V x can be written as Eq. (2), where K is a constant independent of temperature. V x is in proportion to the absolute temperature, which cancels the factor V T in the denominator of Eq. (1).
The function of the rest circuit is dB linearization. Assuming that transistors Q9-Q12 have the same size and Q7, Q8 have the same size, the output voltage V ctrl can be written as Eq. (3).
Control voltage compensation
If this voltage V ctrl is applied as VGA control voltage V bc , from Eqs. (1) and (3) we can get
In this manner, linear gain in the dB characteristic and temperature stabilization of the current steering VGA gain is achieved OE4 . In practice, the VGA gain control range of each stage needs to be carefully designed to trade off between the noise figure and linearity. A large gain of the first stage is desired in order to reduce system NF when the input signal is weak. A large attenuation is also desired to enhance system linearity when the input signal is huge. Usually the first stage requires a large gain control range. Thus a scaling circuit is used, as shown in Fig. 5 . The voltage V ctrl is converted into a differential current at the collectors of Q1 and Q2, which makes a pre-distorted differential voltage appear across the bases of Q1 and Q2. It is shifted to a higher common-mode level by Q5 and Q6 to drive the differential pair Q7 and Q8, and then provided as a control voltage to the VGA core. If I 1 and I 3 are the same type of current source and transistors Q1-Q8 are symmetrically sized (i.e., AE 1 D AE 2 , . . . , AE 7 D AE 8 /, the voltage V ctrl can be linearly scaled independent of the temperature OE5 .
By selecting R L or I 3 of each block respectively, a different gain control range can be realized in the two stages. As we notice, if the coefficient of V ctrl in Eq. (5) is not equal to one, a perfectly linear dB characteristic may not be achieved. However, if the VGA gain control range is large enough, a slight sacrifice in the linear characteristic is well worth the improvement of some other system performances such as the noise figure.
Measurement results
The wideband amplifier has been fabricated in an IBM 0.35-m SiGe BiCMOS process. It features four metal layers, a 43 GHz f T high performance NPN transistor and dual metal-insulator-metal (MIM) capacitors (4.1 fF/ m 2 /. A die photograph is shown in Fig. 6 . It occupies a total die area of 0.25 mm 2 and consumes 26 mA current from a 3.3 V power supply. The amplifier is tested on a four-layer FR4 printed circuit board (PCB). Table 1 summarizes the wideband amplifier performance. Figure 7 shows the measured S 11 of the amplifier. Firstly, a PCB without an LNB transmission line is used for wideband matching. By selecting proper L S , C S , L P and C P , a good matching (S 11 < -10 dB) can be achieved in the frequency band from 950 to 2100 MHz. Then these inductor and capacitor values are used for a PCB with an LNB transmission line. By carefully choosing the locations and values of capacitors C 1 , C 2 and C 3 , three caves can be achieved in the frequency band, as shown in Fig. 7(b) .
The LNA gain and noise figure are tested from the loop through port with an Agilent noise figure analyzer. As shown in Fig. 8 , the measured gain has a peak of 11.5 dB at 1.5 GHz and rolls off by 2 dB at 950 MHz and 2150 MHz. As expected, the noise figure increases with the frequency and reaches a maximum value of 4.5 dB at 2150 MHz. In normal operation mode, the LNA gain is almost twice as much as the loop output gain, so the noise figure of the LNA is expected to be less than 4.5 dB, which is low enough for a satellite tuner. control voltage increases, the collector current of transistor Q8 in Fig. 4 should decrease, such that the V c in Fig. 5 increases and then the VGA gain decreases. However, in fact, Q8 drives the transistor Q3 in Fig. 5 , thus the collector current has an inferior limit-the base current of Q3. The gain variation over the entire temperature range is less than 4 dB. This includes contributions from other parts of the chip, such as the LNA and the buffer.
The linearity of the amplifier is measured by a two-tune test. The RF input power is swept from -30 to -12 dBm and the amplifier acts as an attenuator. Two tunes are located at 1499 MHz and 1501 MHz. Figure 10 shows that the input third order intercept point is about 6 dBm.
Conclusion
A wideband amplifier for a satellite tuner has been realized in a 0.35-m SiGe BiCMOS technology. It consists of a wideband LNA, a two-stage VGA with a buffer. The LNA uses resistive shunt feedback to match over the entire band. The LC ladder network helps the input matching despite the package non-ideal factors. The distortion compensation technique and bypass mode improve the linearity effectively. With the PVT compensation and linearization, the current steering type VGA shows a good linear gain control characteristic and no more than 4 dB gain variation over temperatures from 0 to 80 ı C. In total, the wideband amplifier consumes up to 26 mA current from a 3.3-V power supply and less than 1 mA in power-down mode.
